Abstract: The work discusses an implementation of the SHA3 algorithm and AES encryption/decryption algorithms which is of 256 bits using Verilog HDL on FPGA. The approach emphasizes optimizing ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results